Abstract-Static power dissipation remains an issue in low power, high speed and high resolution Digital to Analog Converters (DAC). The architecture of such converters often incorporate switched current sources for the higher significant bits of the input signal. In practice, a switched current source is completely turned off when not contributing to generate the analog output and turned on when required. The energy required to reactivate the circuit contribute to static power dissipation. This work proposes a new type of hibernating switched current source that has lower reactivation energy, thus lowers static power dissipation. Simulation shows that the reactivation energy for a 14-bit, 100MHz DAC utilizing this new type of current cell is only 52.5 pJoules. This allows a low power dissipation of only 25mW.
I. INTRODUCTION
The pressure for producing low power electrical systems is even greater today than it has been decades ago due to consumer behaviour of mobile electronic products. This demand is continuing to push the boundaries of both Analog to Digital Converters (ADC) and Digital to Analog Converters (DAC) which find extensive applications in such products.
At present, high resolution DACs embedded in consumer electronic devices have a resolution of between 10 to 14 bits while converting digital input codes to corresponding analog voltages or currents at speeds of several hundred MHz [1] . These specifications are at the state of the art in DAC design. Current steering DACs have been the choice when these specifications are required. The architecture of these DACs usually includes segments of either binary weighted current cell blocks, switched current cells or a hybrid of both cells. Output from these cells are added together to generate an analog value corresponding to the input digital input code [2] .
The switched current cells are often constructed from an array of current steering cascode current mirrors. These arrays act as a current source for the switched current cell blocks. In practice, one or more of the current mirrors are turned off when not required to participate in the conversion of a digital input signal. Once required, the circuit is turned on. Thus, the current mirror requires a finite amount of energy to turn on and off. This is called the reactivation energy. The reactivation energy is derived from the static power of the mirrors. Static power dissipation occurs when a path exists for current to flow from the positive supply rails into the devices in a circuit and finally to the negative supply rails [3] . Static power dissipation is written as
On the other hand, the Power Delay Product (PDP) is the product of a devices average power, P ave and its signal settling time, T settling [4] . Assuming that a DAC is only designed using switched current cells, the reactivation energy of the current mirrors in the current steering cells equals to the PDP of the DAC. Thus, by lowering the reactivation energy, static power dissipation can be reduced. This leads to lower overall power dissipation.
This paper discusses a new technique to lower static power dissipation in current steering DACs. This is achieved by designing a special type of switched current source that hibernates when not in use. The current source only lowers the current flowing through itself when not participating in digital to analog conversion. Once required, it switches to full swing current mode thus the reactivation energy to jump between the hibernating and active state is lower when compared to conventional current steering circuits.
Section II compares the differences between a normal switched current source and a hibernating switched current source proposed in this work. Section III discusses the implementation of the concept in a segmented 14-bit, 100MHz DAC. Section IV discusses the functionality of the designed DAC. Finally in Section V, this work concludes that the hibernation technique is able to further reduce power dissipation in high resolution DACs by addressing the static power dissipation.
Comparison to other 14-bit DACs are give.
II. HIBERNATING SWITCHED CURRENT CELL FOR LOWERING STATIC POWER DISSIPATION
In a segmented current steering DAC, the output current from switched current blocks are added at a summation node to generate an output that is equivalent to the DACs input digital code. These current blocks are designed using an array of current sources, usually cascode current mirrors that are switched on and off according to the input digital code. This section explains the conventional switched current source focusing on its static power consumption and compares it to the proposed hibernating switched current source designed for even lower power consumption.
A. Normal Switched Current Cell Circuit
Fig . 1 shows the schematic of a cascode current mirror often used in segmented current steering DACs [5, 6] . This circuit is divided into two sections which are the current generating section and current copying section. [7] . The cascode current mirror is turned on and off according to the input digital code. This switching action is achieved via a switch placed either between M 2 and V DD or between M 4 and ground. Ideally, when the circuit is turned off, I OUT falls to zero, thus the static power required to turn on and off the current cell is written as
From equation (2), we note that the static power difference between the on and off mode is equal to I OUT V DD .
P ave is the average power consumed by the DAC when converting over its full scale range and is calculated as the product of the power supply, V DD and the average current, I ave through all of the DACs current sources. From this value, the PDP of the DAC is calculated as
where t ettling is the settling time of the analog output of the DAC [4] . Thus, we define PDP to be the energy required to change the state of the current sources in the DAC since they all contribute to the output.
B. Hibernating Switched Current Cell Circuit.
The hibernating switched current source proposed in this work is derived from the cascode current mirror. Fig. 2 shows the schematic of the circuit. (5) is the static power dissipated when the circuit is in hibernation mode. If I FW =½I OUT , R LOAD =R FW and the circuit is designed using balanced transistor sizes, the power difference between the two modes is P STAT = ½I OUT (V DS5 +V DS2 +V DS4 +V DS7 +R 2 LOAD ). (6) Equation (6) suggests that the proposed hibernating current source dissipates only half of the static power (P ST.HIBERNATE = ½I OUT V DD ) when compared to conventional switched source. This implies that the reactivation energy is also reduced by half. Fig. 3 is the architecture of the 14-bit Hibernating Switched Current Cell DAC. The DACs digital module consists of a 14-bit latch, 2 thermometer decoder blocks and a latency equalizer block. Two hibernating switched current cells and a binary weighted current source make up the analog module. The digital inputs are fed into a 14-bit positive edge triggered latch circuit. Digital to analog conversion is achieved in three segments as shown in Table 1 . Bits B 0 to B 3 are converted using a binary weighted current cell. This segmentation is chosen because the maximum current generated by these least significant bits are small. Since this circuit operates faster than the hibernating switched current cells, a latency equalizer circuit is used to delay its output for signal synchronization purposes.
III. 14 BIT DAC ARCHITECTURE USING HIBERNATING SWITCHED CURRENT CELLS
Bits B 4 to B 8 and bits B 9 to B 13 are fed into a thermometer decoder circuit in order to convert the codes into unary codes that ultimately controls the generation of output current through the hibernating current cells. The output currents, I O1 , I O2 and I O3 from the three segments are added at a summation node to obtain the final analog current value corresponding to the input digital code.
IV. FUNCTIONALITY AND POWER DISSIPATION
The functionality of the DAC is verified through simulation of its linearity parameters. Values for estimating the power dissipation and reactivation energy are also extracted from simulation of the DACs digital and analog modules. The DAC was simulated using the TSMC 0.18µm process using BSIM Level 52 device model.
C. Linearity of the DAC
Monotonicity of the output is simulated in 3 phases according to the digital input segmentation. Fig . 4 shows the output current, I O3 flowing through R LOAD and R FW in the binary weighted current cell when the input B 0 to B 3 is swept from 0000 to 1111. The sweeping is done by a counter operating at a frequency of 100MHz. It is seen that the output current increases in 5µ A steps for an increment of 1LSB digital code. Fig. 5 shows the output current, I O1 of the 4×8 hibernating switched current cell. The binary input swept from 00000 to 11111 shows an increment in I LOAD from 0A to 7.651mA in steps of 8µ A per 1LSB digital code increment. On the other hand, I FW flowing through the freewheeling resistor behaves inversely by dropping from 3.973mA to 0.128mA. I FW changes by 4µA per 1LSB change in digital input. It is noted that the current change per 1LSB digital code change through the freewheeling resistor is 50% less than that of the load resistor. The output for the other hibernating switched current cell is similar since the circuits are identical. Fig . 6 shows the corresponding analog output for a 14-bit digital input code swept from 0 to 2 14 -1. The total current changes from 0 to 8.15mA when the input codes are swept from o to full 16383 at a speed of 100MHz. Simulation also reveals that the DACs current changes in 4.97µA steps with a change of 1LSB digital code. 
while the Integral Non-Linearity (INL) which is a measure of difference between the actual output level and ideal output level of the DAC is calculated using
Both DNL and INL were calculated to be approximately <0.5LSB.
D. Power Dissipation of the DAC
In order to accurately forecast the power dissipation of the DAC, simulated current flowing through the analog and digital modules were analysed. Fig. 7 shows simulation results of the current flowing within the digital module while the DAC is generating output current from 0 to full swing. The average current generated is approximately 397.337µA. From these results, it is concluded that both digital and analog modules utilize a combined 7.157mA of current from the supply rails which is 3.5V. Thus the average power consumption of the DAC is P ave =7.157mA × 3.5V=25mW.
In order to calculate PDP, simulation of the settling time is analysed. Fig. 9 shows the settling time when the DAC is converting codes 1110-1110-1010-10 to 1110-1111-1010-10, where only B 7 of the digital code is changed from 0 to 1. The simulation shows that the settling time, t settling is approximately 2.1ns. Thus, the energy required to change the output state is 52.5pJoules.
IV. CONCLUSION
It is obvious that the hibernation switched current cell array designed in this work allows further power conservation since the reactivation energy required by the hibernating switched current cell is only 52.2pJoules. [8] 0.5µm 300mW [9] 0.18µm 33.33mW [10] 0.18µm 81mW Table 2 lists available 14-bit DACs designed in 0.5µm as well as 0.18µ m technology. Although the segmentation used in [9] is similar to this work, their power consumption is 7.33mW higher due to the fact that normal switched current cells were used. This again proves that the hibernation switched current cell circuit is able to minimize power dissipation.
